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ABSTRACT
A 10 MHz dc-to-dc resonant power converter has been designed,
constructed, and experimentally evaluated. This converter, which incorpor-
ates newly available power MOSFET and Schottky diode technologies, is
composed of a current mode sine wave inverter whose output is rectified by
a full wave bridge. Linear regulation of the output current is achieved
through variation of the switch gating frequency. Radio frequency opera-
tion permits the converter, constructed on a printed circuit board, to be
smaller, lighter, and cheaper than conventional choppers.
Power MOSFET technology is examined and design constraints are
developed. Factors limiting efficiency, switching speed, and power rating
are determined. Parasitic elements are identified and a large signal model
is developed. This model is used to select an appropriate circuit
topology. One major innovation is the incorporation of the parasitic,
nonlinear output capacitance of the power MOSFETs into the capacitances of
the resonant tank of the power circuit.
The experimental circuit was constructed on a glass epoxy printed
circuit board. Parasitic elements were quantified and included in the
simulation. The simulation was used to estimate device currents, which
could not be measured directly in the experimental circuit. These esti-
mates were used in a power dissipation analysis whose validity was con-
firmed by experimental temperature measurements.
The experimental converter delivers a peak power of 50 W to a resis-
tive load. The efficiency at that power level, disregarding gate drive
losses, is 85%. The results of this thesis suggest that further advances
in switching device and magnetic materials technologies may well permit the
fabrication of dc-to-dc converters as integrated circuits.
Thesis Supervisor: Dr. John G. Kassakian
Title: Professor of Electrical Engineering
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Chapter One: Introduction
Although the trend in electronics is towards cheaper, smaller, and
more modular components, power conditioning equipment remains relatively
expensive, large, and heavy. One extremely useful power module would be an
inexpensive, lightweight dc-i;o-dc converter with a wide range of output
voltage.
A promising approach to this problem employs a radio frequency dc-to-
ac resonant inverter. The output dc level is produced by rectifying the
load current and controlled by varying the driving frequency. This scheme
provides an output dc level with an easily filtered high frequency ripple,
unlike the discontinuous waveforms of conventional choppers. The size and
cost of the resonant tank components decrease with increasing frequency, so
one would design the resonant inverter to operate at the highest frequency
that the switching devices could tolerate.
This limiting frequency is much higher than one would expect with
conventional pulse width modulated inverters, since the waveforms in a
resonant converter are sinusoidal (or semi-sinusoidal) and continuous,
thereby easing the rise and fall time requirements. In addition, the
sinusoidal waveforms make the circuit much less prone to ringing and over-
shoot due to parasitic inductances and capacitances.
The principal disadvantage of resonant circuits is the need for
switching devices whose peak voltage and current ratings are higher than
the peak output voltages and currents. This requirement may be understood
by considering the basic resonant circuit of figure 1.1.
The capacitor is initially charged to a voltage Vp. When switch S1 is
open, it must support the full capacitor voltage. When the switch is
closed, it must eventually withstand the peak inductor current.
10
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After the switch closes, the capacitor voltage obeys
vc(t) = V e-atcos(dt - ) (.1)
PWd
and the inductor current behaves as
Wo2C
iL(t) -Vp- e= sin(wdt) (1.2)
d
where
d = /W2 - 2 (1.3)0
a (1.4)
2L
o (LC)- (1 .5)
and
sin cp = (1.6)
Wo
Equations 1.1 and 1.2 assume that the tank is underdamped, that
to > a. This condition is necessary for continuous operation of the
inverter.
Neglecting the exponential decay, the peak switch current is therefore
Vpw0 2C
I = (1.7)
P Wd
The quality factor Q may be defined as
WoQ= Pd (1.8)
where Wp is the peak stored energy and Pd is the power dissipated in the
resistor. One may combine equations 1.3 through 1.8 to yield an expression
for the switch VA rating
12
4Q Pd
VpI = _ _ __ _(1.9)
/ 402 - 1
This function reaches its minimum at
1
Qcrit - (1.10)
/2
which corresponds to a minimum switch VA rating of
VpIp = 2 Pd (1.11)
This approximate analysis suggests that the switch VA rating must be
at least twice the rated power of the inverter.
The purpose of this thesis is to investigate the issues involved in
radio frequency power conversion and to design, construct, and evaluate a
dc-to-dc converter. The specific goal was to develop a converter that,
driven around 10 MHz, could deliver at least 25 W. More general goals
included determining which factors control maximum efficiency and gating
frequency, investigating issues of circuit construction and device
behavior, and developing design procedures.
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Chapter Two: Resonant Circuit Topologies
2.1: Overview
Several different resonant circuit topologies are examined. A
particular circuit and rectification scheme are chosen.
2.2: Resonant Dc-to-Ac Inverters
One representative resonant power circuit is the voltage mode sine
wave inverter (fig. 2.1), described in 1967 by Mapham [1]. This double-
ended inverter, essentially a series resonant tank tuned closely to the
desired output frequency, produces a sinusoidal output voltage with excel-
lent load regulation.
A qualitative description of the circuit operation follows. Both
switches, S and S2, are initially open. Switch S1 closes, and current
flows from the voltage source through the switch, charging the tank capaci-
tor C1 to a voltage sinusoidally approaching 2V1. As the ringing current
reverses direction, it flows back to the source via diode D1 as S1 commu-
tates, producing the positive half cycle of the output voltage sine wave.
Next, S2 is closed and the other half of the circuit repeats the process,
producing the negative half cycle of the output sine wave.
This particular circuit has three major drawbacks with respect to
radio frequency operation. First, the resonant tank contains one capacitor
and switches between two inductors. A more efficient circuit would contain
one inductor and switch between two capacitors, since magnetic components
are generally larger, more expensive, and less efficient than their elec-
tric duals.
Second, the grounds of the switch drives must float with respect to
the power circuit. This is a disadvantage for radio frequency operation,
since coupling devices, such as transformers or optoisolators, possess
14
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large parasitic inductances or capacitances that limit switching speed.
And third, the reverse recovery time of the diodes in the circuit must
be extremely short compared to the period of excitation. At radio frequen-
cies this mandates use of Schottky barrier diodes, which are majority car-
rier devices that do not display reverse recovery. Schottky diodes, how-
ever, can not withstand large reverse voltages. Since the diodes are anti-
parallel with the switches, the maximum forward switch voltage would be
determined by the reverse voltage rating of the Schottkies. Since large
switch voltages are inherent in a resonant circuit, power output would be
severely restricted.
Resonant power circuits were rediscovered in 1975 as "Class E Ampli-
fiers" [2]. The single ended current mode inverter described by the Sokals
(fig. 2.2) avoids the disadvantages of the voltage mode circuit. The gate
drive can share the power circuit ground, there is only one inductor, and
there are no diodes. Although the current source may be realized as a
voltage source with a large inductor, the hysteresis losses in this choke
inductor are minimal and are determined by the current ripple.
The electrical dual of the voltage mode inverter is the current mode
sine wave inverter described by Kassakian [3] and shown in figure 2.3.
This circuit also obviates the disadvantages of the voltage mode circuit.
This circuit, like its dual, provides excellent load regulation [4]. In
addition, both tank capacitors may well be realized as the output capaci-
tances of the switching devices.
The basic operation of the inverter circuit can be understood by con-
sidering figure 2.3. Initially, both switches are conducting, constraining
the initial capacitor voltage and inductor current to be zero. Switch S1
is opened, giving the equivalent circuit of figure 2.4, and the state
16
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II
equations are
dvc IDC - iL diL vC - RiL
= - - - = (2.1 a,b)
dt C dt L
where vC is the capacitor voltage and iL the inductor current. The solu-
tion to this system is
-eat
vc(t) = Io [R + C sin(wdt - 2(p)] (2.2 a,b)
WdC
iL(t) = Io [1 + et [ sin(wdt - 2) - cos(wdt - 2)]]
Wd
where Wo, Wd, a, and p are defined by equations 1.3 through 1.6.
After the capacitor voltage executes its first decaying semi-sinu-
soidal cycle, S1 is closed again. Then S2 is opened and a complementary
cycle occurs. The resultant waveforms are shown in figure 2.5.
A sinusoidal inductor current is achieved by overlapping the times
during which both switches are open. Note that the switches are gated when
their voltage is near zero. Switching losses, therefore, are low.
2.3: Output Rectification
Radio frequency operation of inverters, however, is impractical, since
parasitic inductances or capacitances associated with the load will disrupt
the resonant tank. Gutmann [5] suggested the application of microwave
circuit techniques to rectify the output of resonant inverters operating in
the 10 MHz range. Delivering dc power would insulate the circuit from
parasitic inductances and capacitances associated with the load.
At microwave frequencies energy storage elements are easily fabricated
with striplines. The gallium arsenide Schottky diodes commonly employed,
however, possess significant parasitic resistances and capacitances.
Rectification schemes therefore minimize the number of diodes, at the
18
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expense of larger inductors and capacitors.
This tradeoff may be understood by comparing the half wave rectifier,
which requires one diode, and the full wave rectifier, which reqires four.
The fundamental frequency of the full wave rectifier's output is twice that
of the half wave rectifier. Although the full wave rectifier requires four
times as many diodes as the half wave circuit, equation 1.5 reveals that
the LC product of a tuned harmonic output filter is only one-fourth the
size.
Gutmann combined a class E inverter with a lumped parameter version of
a microwave power rectifier circuit [6]. The resulting dc-to-dc converter,
shown in figure 2.6, employs only one diode and smoothes the output with
harmonically tuned filters.
But the practical value of true RF techniques at 10 MHz is limited for
two reasons. First, wavelengths are on the order of 3 m, too long for the
practical use of striplines. The harmonic filters must be fabricated with
many discrete capacitors and inductors. Second, while air core inductors
are practical at low power levels, at high power their magnetic fields must
be contained in order to prevent coupling to other sections of the circuit.
This containment can be accomplished with either ferrites or metal shields.
Either approach will introduce power loss and reduce circuit efficiency.
Progress in Schottky diode technology since Gutmann's work further
shifts the balance, at 10 MHz, away from energy storage elements and
towards diodes [7]. The dc-to-dc converter of figure 2.7 rectifies the
output of the current mode inverter with a full wave bridge and smoothes
the output with one capacitor [8].
The output dc level is proportional to the switch gating frequency.
The slower the gating frequency, the higher the voltages and currents can
20
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ring, and the higher the output power. If the circuit is gated too slowly,
however, the switch voltage begins to ring positive before the switch is
gated, and switching losses are high. If the circuit is gated too quickly,
the switch voltage will not have rung all the way to zero at switch turn-
on.
The dc-to-dc converter of figure 2.7 was chosen as the topology for
this design. This double-ended circuit, which contains only one ac induc-
tor and a simple rectification scheme, promised reasonable power handling
ability, efficiency, and linear regulation.
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Chapter Three: Power MOSFET Technology
3.1: Overview
MOSFET technology is examined with respect to the high frequency, high
efficiency requirements of the power circuit. A switching device is chosen
and modeled in order to facilitate the power circuit design.
3.2: Evolution of the MOSFET
Traditional minority carrier devices, such as thyristors and bipolar
transistors, can not switch power in the radio frequency range. Thyristors
limit the operating frequency to about 25 kHz and power bipolar junction
transistors restrict operation to below 100 kHz. Power Metal-Oxide-Semi-
conductor Field-Effect Transistors (MOSFETS), on the other hand, are major-
ity carrier devices, and low power MOSFETs can switch at microwave frequen-
cies [9].
The signal level planar double-diffused MOSFET (DMOS) is shown in
figure 3.1. In the n-channel device shown, electrons can flow from source
to drain when an applied electric field inverts the p-region to n-region.
Inversion is initiated by raising the gate-to-source voltage to a threshold
voltage, which for this n-channel device is
2kT NA NAkT NA 
VT = vFB + - n - + 4 in - (3.1)
q ni s ni
where kT/q is the thermal voltage, NA is the channel doping concentration
density, ni is the intrinsic carrier concentration density, cs the dielec-
tric permittivity of the semiconductor, and vFB the flat-band voltage [10].
The inversion layer begins to form in the p-region when the conduction band
energy falls to the Fermi energy at the oxide-semiconductor interface. The
energy band diagram is shown in figure 3.2 [11].
The switching speed of the device is dominated by the charging time of
23
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the gate-to-source capacitance. Once this capacitance is charged to the
threshold voltage and the inversion layer begins to form, the switch begins
to conduct. The channel resistance, however, is very high and power dissi-
pation in the device is severe. Once the gate-to-source voltage is raised
far enough to ensure strong inversion in the channel, power dissipation is
greatly reduced.
The gate-to-source capacitance has two components. One component is
associated with the gate oxide layer, which separates the positive charge
on the gate electrode from the negative charge on the semiconductor sur-
face. The magnitude of this oxide capacitance is
CoxLW
C (3.2)
ox d (3.2)
where ox is the dielectric permittivity of the oxide layer, L is the
channel length, dox is the thickness of the oxide layer, and W is the
channel width in the direction perpendicular to the page in figure 3.1.
When the gate voltage is raised from zero, a depletion region is
created at the semiconductor surface as the holes of the p-region drift
away from the oxide-semiconductor interface. The depletion capacitance is
associated with this separation of charge, and its approximate magnitude is
E LW
~oxLW
Cdepl = (3.3)
ddepl
where ddepl is the width of the depletion region. This width increases
with the applied gate-to-source voltage until the inversion layer begins to
form. The electric field originating on the gate can then terminate on the
mobile electrons available in the inversion region, and any increase in the
gate-to-source voltage does not appreciably increase the depletion layer
width. The depletion capacitance, therefore, decreases in magnitude until
25
the gate-to-source voltage reaches the threshold voltage, and then the
capacitance remains constant.
The total gate-to-source capacitance is the series combination of the
oxide and depletion capacitances. By expressing ddepl in terms of device
parameters, the gate-to-source capacitance below the threshold voltage can
be written as
ox 2£ox -
C- LW 1 + o 2S (3.4)
s - dox qNAe sdox 
where vGS is the gate-to-source voltage [12]. Above the threshold voltage,
the capacitance is
Cox 2-x vT2£ox2VT
gs LW 1 + qNd 2 (3.5)
dox qNAsdo
In addition to the gate-to-source capacitance, there is a gate-to-
drain capacitance created by the intentional extension of the gate elec-
trode over the drain region. When the device is turned on, the electric
field originating on the extended gate electrode terminates in the drain
region, enhancing the carrier concentration and decreasing the on-state
resistance of the MOSFET.
The power loss of this planar DMOS device is dominated by the channel
resistance. When the switch is on, the resistance is
Ldox
Rc = AesWV (3.6)c P'ersWvGS
where 'le is the electron mobility [13].
In order to minimize the switching time and the power loss, the capa-
citance and the channel resistance must be minimized. Comparison of equa-
tions 3.4, 3.5, and 3.6 show that this can be achieved by minimizing the
channel length L. Short channel planar DMOS, however, is not appropriate
26
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for power devices, since when the device is blocking forward voltage, the
drain-channel depletion region may expand all the way through the epilayer
to the drain and cause device breakdown [14].
The two major topologies that overcome this problem are the vertical
DMOS device, shown in figure 3.3, and a vertical V-groove structure, VMOS,
illustrated in figure 3.4 [15]. These two devices are very similar and
their operation can be understood by considering figure 3.3. In the n-
channel cell pictured, electrons flow from each of the two sources through
the two channels and down through the epilayer to the drain. The channel
is short, as required, and the depletion layer forms primarily in the
lightly doped epilayer. Hence a large voltage can be supported by extend-
ing the epilayer, at the cost of additional series resistance. The resis-
tance of the FET can be reduced at the cost of increasing the capacitance
by paralleling cells on a single substrate. The VMOS device is almost
identical, except that the gate has been distended in order to spread the
current, as shown by the arrows in figure 3.4, and thus reduce the series
resistance. The larger gate, however, means a larger gate-to-source capa-
citance.
One possible method of greatly reducing both on-resistance and switch-
ing time would be to fabricate the vertical DMOS device from gallium arse-
nide, rather than silicon [16]. Experimental attempts o) construct such
devices, however, have so far failed to achieve inversion [17].
3.3: Device Selection and Modeling
The MOSFET selected for the power circuit was the Motorola MTP8N10.
The data sheets appear in the appendix. This device, selected for its
particular balance of on-resistance, 0.5 ohms, and its gate-to-source
capacitance, about 400 pF, has a vertical DMOS structure and polysilicon
28
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gate, as shown in figure 3.5. The cells are packed in a square array and
the source aluminization extends over the surface of the chip [18].
Although polysilicon has a higher resistance than aluminum, and there-
fore contributes a larger RC time constant to the gate voltage rise time
than an equivalent metal gate would, it is easier to align [19]. This
alignment is crucial, since any overlap of the gate with the source
increases the input capacitance. The metallization of the entire surface,
however, greatly increases the gate-to-source capacitance. An interdigit-
ated topology has been proposed where the source metallization does not
cover the gate [20].
The overlap of the source metallization with the p-region of the body
is of great 'importance, as this shorts out the base-emitter junction of a
parasitic bipolar transistor that appears in parallel with the device.
This overlap, however, creates a parasitic pn junction diode anti-parallel
with the MOSFET. This switch, therefore, can not support reverse voltage.
This is an attribute of all currently manufactured power MOSFETs. The de-
pletion capacitance associated with this parasitic diode dominates the
output drain-to-source capacitance of the switch. The magnitude of this
capacitance must be determined empirically, due to the complicated geo-
metry, but the functional dependence of the capacitance can be estimated by
considering a planar pn junction.
The depletion capacitance of the diode shown in figure 3.6 is
£SA
Cdepl = (3.7)
d
where A is the cross-sectional area of the device and d is the width of the
depletion region. Since the p-region of the FET is much more heavily doped
than the n-epilayer, most of the depletion layer extends into the n-region.
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Assuming in this diode model that the p-region is much more heavily doped
than the n-region, the depletion region width is
d- i [ n AD + vR J (3.8)
qND q NANDi
where NA and ND are the p and n-region dopant concentration densities and
VR is the applied reverse voltage as shown in figure 3.6 [21]. For a
reverse voltage whose magnitude is much greater than a volt, the voltage
dependence of the capacitance is
C(V) K V 1 /2 ; = A N (3.9)
2
When the drain-to-source voltage of the FET is large, equation 3.9 is a
good approximation for the output capacitance. The cons-ant K may be
determined from the manufacturer's data sheets.
Finally, there is a capacitance between gate and drain, formed by the
overlap of the gate with the epilayer. This capacitance may be reduced by
reducing the distance between the p-diffusions. If this separation
distance is too small, however, the depletion regions associated with each
p-n- junction will meet, forming a parasitic junction field effect transis-
tor.
The large signal power MOSFET model is shown in figure 3.7, incorpora-
ting a gate controlled switch Q, the nonlinear gate-to-source capacitance
Cgs, the nonlinear gate-to-drain capacitance Cgd, the nonlinear drain-to-
source capacitance Cds, and the on-state resistance Ron. Manufacturers
usually specify the capacitances in terms of Ciss, Coss, and Crss, where
these are defined as
31
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iss = Cgs + Cgd (3.10)
Cos s = Cds + Cgd (3.11)
Crss = Cgd (3.12)
The input capacitance Ciss is, in practice, increased by the Miller
effect. This effect, caused by the feedback capacitance Cgd, may be under-
stood through the following qualitative description. When the gate-to-
source voltage is raised from zero to its maximum value, the channel pro-
gresses from weak to strong inversion. Since the channel resistance is
modulated by the gate voltage during this progression, the MOSFET effects a
voltage gain Av, such that
vds = Av Vgs (3.13)
The change in voltage across the gate-to-drain capacitance for a change in
input voltage is therefore
Avgd = [1 - (-A)] Ivg s (3.14)
In some incremental time At the additional charge the driver must
supply to Cgd is
Aq = Cgd Avgd = (1 + Av) Cgd AVgs (3.15)
The Miller effect, therefore, multiplies the input capacitance by approx-
imately the gain of the circuit. An analogous analysis holds for turn-off.
3.4: Summary
The DMOS device chosen for the design, the Motorola MTP8N10, i-s
limited in switching speed by its input capacitance and in power handling
by its on-resistance. These limitations are reflected in the large signal
model of figure 3.7.
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Chapter Four: Power Circuit Design
4.1: Overview
The nonlinear nature of the converter of figure 2.7, repeated here as
figure 4.1, makes circuit analysis extremely difficult. The design was
iterated, with each analysis more exact than the one before.
First, the inverter of figure 2.3 was considered as an ideal resonator
and approximate relations were derived. The next iteration used the MOSFET
model of chapter three and incorporated the drain-to-source capacitances as
the resonant capacitors of the circuit. The circuit was analysed with
numerical techniques, as well as Parity Simulation [22]. Finally, the full
wave bridge was added to the design and the full converter was simulated.
4.2: Approximate Relations
Approximate formulae for the value of the circuit components of figure
2.3 can be derived as follows. Considering the circuit as a resonator, one
can equate the peak electric energy stored in each capacitor with the peak
magnetic energy stored in the inductor.JU2 = CV2 (4.1)½LiL,peak = Cvc,peak
This can be cast in the form
L,peak L
_Le2 =L=Y2 (4.2)
VC,peak C (
where Yo is the characteristic admittance of the resonator. The peak
current in the switch is approximately the total current from one dc cur-
rent source plus the peak inductor current.
iswitch,peak = IDC + (Yo VC,peak) (4.3)
Approximating the switch current as a rectangular pulse, the rms current
can be expressed as
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Figure 4.1: Dc-to-Dc Converter
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iswitch,rms = /Ton/Ttotal [IDC + (VC,peak Yo)] (4.4)
Equations 2.3, 4.3, and 4.4, together with the peak voltage, current, and
rms current ratings of the switches, as well as the maximum frequency of
the gate drive, give design criteria for the resonant inductor and capaci-
tors.
The Q of the resonant tank should be minimized, as this minimizes the
peak device currents and voltages. If the load resistance is too large,
however, the switch voltage does not ring to zero. The devices would, in
that case, be gated on while still supporting a large forward voltage.
Switching losses would be large. The Q of this circuit is
Q = (YR) - 1 (4.5)
and for this circuit was empirically determined to be optimal at about 3.0.
Additional constraints arise from the non-ideality of the, physical
components. Parasitic inductances and capacitances mandate minimum values
of the tank components, and the on-state resistance of the FETs reduces the
allowable load resistance.
4.3: Including the MOSFET Model
The dominant parasitic effect in the power circuit is the drain-to-
source capacitance of the MOSFET. One major innovation of this design was
to use this capacitance as the resonant capacitor of the tank circuit.
This reduces the size and cost of the circuit, as well as eliminating any
lead inductance between the switch and capacitor. Such inductance would
cause potentially disastrous voltage ringing.
This resonant capacitance, however, is a nonlinear function of
voltage, as given by equation 3.9. For such a capacitor the charge Q is
0Q CvC = Kv-vC = Kv (4.6)
and the current i is
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dQ dv8
ic = t- = K-- (4.7)IC dt dt
Making the substitutions
X1 = VE ; x2 = iL ( 4.8a,b)
the state equations for the circuit of figure 2.4 can be written in a form
very similar to equations 2.1(a,b):
dx1 IDC X2 dx 2 X - Rx 2d: DC - d: 1 2(4.9 a,b)
dt K dt L
These equations are valid for the positive voltage ring of the capaci-
tor, since the body-drain diode will clamp the reverse voltage. The x1
term in equation 4.9(b) renders this system both nonlinear and insoluble.
The equations were numerically integrated using a fourth order Runge-Kutta
algorithm 23].
The input current IDC was assumed to be 1 A. The constant K was
evaluated using the data sheets in the appendix as
950 x 10-1 2 coulombs/volt , and the resistance, 20 Q, and the inductance,
0.5 iH, were determined by iterating the previously derived expressions,
the numerical integration, and a Parity Simulation employing linear
capacitors. The Parity Simulator, a digitally controlled analog simulator
of power electronic circuits, can model circuits with linear elements and
ideal switches, and can provide approximate real-time simulations of this
nonlinear circuit.
The results of the numerical integration are plotted in figures 4.2
and 4.3. Figure 4.2 shows the predicted positive voltage ring of the
nonlir.ar MOSFET output capacitance. Also plotted is the curve for a
linear capacitance, 111 pF, that results in a sinusoidal ring of the same
period. Using this value of capacitance in equation 2.3 yields a resonant
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Figure 4.3: Estimated Inductor Currents
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frequency of about 21 MHz. The squashed-in peak of the nonlinear capaci-
tance voltage waveform is due to the reduced capacitance at higher
voltages. Figure 4.3 shows the predicted inductor current for both the
linear and nonlinear cases.
Figure 2.5, however, demonstrates that both switches are required to
block reverse voltage. One solution might be to introduce, with added
expense and reduced efficiency, series blocking diodes in the drain leads
[24]. These diodes, however, will prevent the drain-to-source FET
capacitance from discharging, and the FETs will be gated on while still
supporting a large forward voltage, with the attendant large switching
losses.
A better solution is to permit the body diode to conduct. The result-
ing circuit, shown in figure 4.4, incorporates the equivalent MSFET cir-
cuit of figure 3.6 and models the ideal current sources as a voltage source
with two large dc inductors.
The circuit of figure 4.4 was then modeled by Parity Simulation.
Since the simulation does not permit nonlinear elements, the resonant
capacitors were taken to be 111 pF. The on-state resistances are modeled
by R2 and R3, whose values of 0.35 were estimated from the data sheets.
Simulated waveforms are shown in figures 4.5-4.7. The input voltage has
been set to 21.5 V, since that voltage resulted in a current of 1 A through
each source inductor, as in the numerical analysis. Note that the voltage
across the load resistor, R3, is not purely sinusoidal. This distortion
could be reduced by raising the 12.5 MHz gating frequency closer to the
21 MHz resonant frequency.
The distortion is not significant, since the output current will be
rectified, as shown in figure 4.8. The simulated waveforms for this cir-
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Figure 4.4: Parity Simulation Model of Current Mode Inverter
L1 = 0.5 i.H
L2 = L3 = 120 H
C1 = C2 = 111 pF
R1 = 20 
R2 = R3 = 0.35 Q
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Figure 4.8: Parity Simulation Model of Dc-to-Dc Converter
L1 = 0. 5 i.H
L2 = L3 = 120 pH
C1 = C2 = 111 pF
C3 = 10 F
R1 = R2 = 0.35 
R3 = 20 
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cuit were not significantly different from those of figures 4.5-4.7.
In practice, the antiparallel body-drain diode is not the ideal diode
of the simulation. But since the diode turns on as the charge store in its
depletion capacitance has rung to zero, and then turns off through voltage
commutation as the MOSFET turns on, its switching speed need not be ex-
tremely fast. So although the parasitic diode is typically slow compared
to the maximum switching frequency of the actual MOSFET, it does not pre-
vent the proper operation of the circuit.
4.4: Use of Schottky Diodes
At radio frequencies the forward and reverse recovery transients of pn
junction diodes degrade the operation of a full wave bridge. Schottky
diodes, therefore, were employed. Their limited voltage blocking ability,
however, limits the output voltage of the converter. In addition, the
diodes have an associated depletion capacitance that is not negligible; at
the metal-semiconductor interface a depletion region that is similar to the
depletion region of a one-sided pn junction extends into the semiconductor.
This nonlinear capacitance can also be modeled by equation 3.9 [25].
The effect of this depletion capacitance can be determined by
analysing figure 4.9, which shows the full wave bridge driven by a sinu-
soidal current source. Each of the Schottky diodes are assumed to be ideal
and identical. When a diode is reverse biased, it is replaced by a deple-
tion capacitance Cj, which is approximated as linear. The filter capacitor
C1 holds the output constant at Vdc.
This situation is analogous to the more familiar voltage driven full
wave bridge with commutating series inductance, and may be analysed simi-
larly. When the current is positive, diodes D1 and D4 are conducting and
the depletion capacitances of D2 and D3 are charged to the output voltage.
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When the current reverses direction, D1 and D4 turn off. D2 and D3,
however, can not turn on until their depletion capacitances have dis-
charged. This intermediate situation, where all four diodes are off, is
modeled by the equivalent circuit of figure 4.10. The voltage v1 across
capacitor CJ1 is given by
Io
10V = 2C t sin wt' dt' (4.10)
whose solution is
Io
1 [1 - cos ot] (4.11)
1 2wC
the diodes D2 and D3 turn on when v is charged to the output voltage VDC.
This occurs at a time to such that
2wCj VD C
cos to = 1 - I (4.12)
The output current iout is sketched in figure 4.11, and its average value
<lout> may be calculated as
<iout> = - t sin d = [1 + cos wto] (4.13)
'IT Tr
Combining equations 4.12 and 4.13(b) and using the fact that
vDC = R <iout> (4.14)
gives an expression for the output voltage in terms of circuit parameters
2RIo 2R
VDC [1 + -- oCj1 (4.15)
The effect of the depletion capacitance, therefore, is to reduce the
output voltage by the factor in square brackets. For a depletion capaci-
tance of 200 pF, typical for the Schottky diodes used in this circuit, a
load resistor of 20 2, and a frequency of 10 MHz, the depletion capacitance
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Figure 4.11: Rectifier Output Current
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reduces the output voltage by 14%.
4.5: Projected Power Output
Since Parity Simulation does not model switching losses or the non-
linear capacitances of the FETs and diodes, the simulated output voltage of
the dc-to-dc converter is approximate. The simulation suggested that the
maximum output power level would be in the vicinity of 50 W.
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Chapter Five: Gate Drive Design
5.1: Overview
The gate drive requirements of the MOSFET switches are analysed, and
the gate drive circuit is developed.
5.2: Gate Drive Requirements
The switching speed of the MOSFETs is determined primarily by the
ability of the gate drive to charge and discharge the gate-to-source capac-
itances, thereby creating and destroying the inversion layers necessary for
conduction. Once the channel is strongly inverted, the dominant resistance
is in the epilayer and conduction losses can not be reduced appreciably by
further increases in the gate-to-source voltage.
In this particular power circuit, vDS is near zero at turn-on, as
shown in figure 2.5. Most of the switching losses take place at turn-off,
since the current is interrupted as vDS begins rising sinusoidally. As
described in chapter two, if the circuit is gated at too fast or too slow a
frequency, vDS will be non-zero at turn-on and switching losses will be
large there also.
Ideally, therefore, the gate drive should be capable of sourcing and
sinking large capacitive currents, so that the FET can traverse the high
channel resistance domain as quickly as possible. If the input capacitance
and the current drive are approximated as constant, and the gate resistance
neglected, the current required to switch a FET within a time interval At
is
Cgs (VS - vT) (5.1)i =5.1)At
where vT is the gate-to-source voltage at the onset of inversion, and vS is
the gate-to-source voltage at strong inversion. According to the data
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sheets for the MTP8N10, the input capacitance is approximately 400 pF, vS
is about 8 V, and vT is about 2 V. In order to switch the FET within
10 nsec, the device must source and sink at least 240 mA.
This calculation underestimates the curr -. required, since it ignores
the Miller effect, described in chapter three, that increases the effective
input capacitance. In this circuit, the Miller effect at turn-on is negli-
gible, as vDS is clamped at zero.
The minimum energy that must be stored each cycle in the input capac-
itance is approximately
W = e Cgs (VS - vT)2 (5.2)
Assuming that the gate drive circuit does not recover any of the energy
stored in the input capacitance, and that an equivalent amount of energy is
expended in any series resistance between driver and gate, the average
power dissipated is then
Pd = (2) () Cg (VS -VT) f (53)
where f is the driving frequency. Switching the MTP8N10 at 10 MHz, there-
fore, requires at least 0.14 W per transistor.
5.3: Emitter Coupled Pairs
The gate drive controller was implemented with emitter coupled logic
(ECL). For proper operation of the power circuit, the two 10 MHz gate
drive signals must be 1800 out of phase. ECL, with its short gate delays
and fast switching speeds, was the obvious choice of logic family.
But ECL dissipates more power than any other logic family. This may
be understood by considering the canonical emitter-coupled pair, shown in
figure 5.1. From the Ebers-Moll equations for bipolar transistors [26] in
the forward active region, one can write
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q(vIN - VE ) /k T
iE1 = IES 1 [e - 1kT (5.4 a)
q (VREF - VE)/kT
iE2 = IES2 e - 1] (5.4 b)
where IES is the reverse saturation current of the emitter-base junction.
By Kirchoff's Current Law,
iEl + iE2 = IDC (5.5)
Assuming for each transistor that iE >> IES, one can solve equations
5.4(a,b) and 5.5 for the emitter currents
-q (vREF - VIN)/kT'El 'DC RE - 1-1 (5.6 a)
VIN)/kT
iE2 = IDC [e 
- 131 (5.6 b)
These expressions can be recast as
IDC [ 1- tanh VREF- IN ](57 a)
IDC VREF - IN
iE2 2 [ 1 + tanh 2kT/q (5.7 b)
From equations 5.7(a,b) and the identity
tanh-lr =1 ln 1 + r (5.8)2 1 + r
one can compute that at 250C, 99% of the current is switched from one
transistor to the other when the difference between the input and reference
voltages is only 0.12 V. Since the total current IDC is not varied, but
merely steered through one transistor of the pair by very small changes in
voltage, the output voltage can change state extremely rapidly. Also, in
any ECL circuit both the output and its complement are immediately
available, eliminating inverter gate delays.
Power dissipation in ECL circuits is high, therefore, because one
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transistor of each pair is always on. In addition, high speed switching
transistors are heavily gold doped [271 in order to create many recombina-
tion-generation centers. This drastically reduces minority carrier life-
time and switching time, but at the cost of drastically reducing the cur-
rent gain. The resulting large base currents further increase the power
requirements.
ECL can not drive power FETs directly. An output stage is required to
amplify the small ECL voltage signal, and to source and sink the large
charging currents. A conventional approach, such as the circuit shown in
figure 5.2, would also employ emitter-coupled pairs. When the logic signal
goes high, the current in Q3 switches to Q4. Transistor Q2 is turned off,
so all of Q4's collector current charges the FET input capacitance. At
turn-off the logic signal falls and the current in Q1 switches to Q2. Now
Q4 is turned off and the collector current of Q2 is provided by the dis-
charge of the FET input capacitance. The diodes around the collector-base
junctions of Q2 and Q4 ensure that those transistors do not saturate, and
diodes set the reference voltages at the bases.
This output stage consumes too much power. If the charging currents
are 0.5 A, each output stage must dissipate at least 15 W. This estimate
ignores the substantial base currents and the power consumed by the emitter
follower Q5. The power circuit employs two FETs, so the two drives would
consume at least 30 W. This is, according to the design analysis of chap-
ter four, comparable to the maximum output power of the converter.
Building low power, high speed gate drives using conventional topolo-
gies with discrete components may well be impractical. One promi1 sing
proposal, however, would take advantage of the fact that unlike the base
drive of a bipolar transistor, which must feed recombination and reverse
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Figure 5.2: Representative ECL Gate Drive
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injection, the gate drive of a FET need only store energy in the input
capacitance. A gate drive might incorporate the FET input capacitance as
part of a resonant tank, and thereby recover most of the energy at the end
of each cycle [28].
5.4: Gate Drive Implementation
The gate drive output stage employed in this design was an integrated
circuit MOS clock driver, the National Semiconductor DS0026. The data
sheets appear in the appendix. This chip, designed for capacitive loads,
is capable of delivering up to 1.5 A peak current and can charge and
discharge the MTP8N10 input capacitance in less than 10 nsec, while dissip-
ating about 3.5 W. The actual gate drive behavior is documented in chapter
seven.
The gate drive logic, in order to facilitate both experimentation and
possible future closed loop control, permits voltage control of both period
and on-time. The block diagram is shown in figure 5.3. An input voltage
sets the frequency of a voltage controlled oscillator (VCO), which sends a
square wave of frequency f to the monostable multivibrator. The mono-
stable triggers on both rising and falling edges of the square wave and
produces a stream of pulses of frequency 2f. The width of the pulses is
set by a second control voltage. These pulses are gated with the VCO
output to produce two signals, 1800 apart, of frequency f.
Figure 5.4 shows the actual schematic. The circuit was implemented
using the Motorola MECL 1 OK series. The frequency of the VCO is set by
varying the reverse bias of the MV1401 varactor, which serves as the capac-
itance of a resonant tank. The pulse width is controlled by varying the
charging current of the 10 pF capacitor in the timing circuit of the mono-
stable.
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Figure 5.3: Gate Drive Block Diagram
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In this design, the gate drive switches between 0 and 15 V. Although
strong inversion takes place at 8 V, the additional voltage swing was
necessary to reduce the 2 to 8 V switching time. The4 minimum power that
must be dissipated in each gate drive is, according to equation 5.3, 0.9 W
at 10 MHz. The actual power dissipated in the gate drive was a function of
MOSFET input capacitance and driving frequency, and will be discussed in
chapter seven.
The voltage regulators on the logic supplies permit the maximum gate
voltage to be controlled by simply adjusting the positive voltage supply to
the gate drive circuit.
5.5: Summary
The gate drivers were integrated circuits MOS clock drivers. The
control signal was generated by ECL, and two control voltages permitted
variation of period and pulse width. Photographs of the actual output are
shown in chapter seven, as well as an analysis of the power dissipation.
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Chapter Six: Printed Circuit Board Design
6.1: Overview
The experimental circuit is laid out on a printed circuit board.
Parasitic elements are modeled, adequate heat sinking is provided, and the
energy storage elements are designed.
6.2: Modelling the Printed Circuit Board
The experimental circuit was constructed on a 7" by 10" double-sided
printed circuit board. The component side was used as a ground plane,
since ground plane construction permits the quantification and control of
parasitic inductances and capacitances. This, for the copper traces, could
have been achieved simply by routing return traces on the other side of the
board, but the presence of such large, metallic objects as heat sinks and
chip packages necessitated a full ground plane.
The traces were modeled with lumped parameter elements as shown in
figure 6.1. This analysis treats the printed circuit board as a quasi-
static system, since the physical dimensions are much smaller than the 30 m
wavelength at 10 MHz. This model neglects the shunt conductance, since the
glass epoxy board is an excellent insulator. Its dielectric constant is
about 5 and its conductivity a is on the order of 1 0 -1 0 Q-1m-1 [29]. The
loss tangent for the board material,
a
LT = ---- (6.1)
is on the order of 10-8 at 10 MHz, indicating that the shunt conductance is
indeed negligible.
In order to calculate the trace resistance, one must first calculate
the skin depth at the fundamental driving frequency of 10 MHz. The skin
depth is [30]
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where So is the magnetic permeability of the glass epoxy, essentially that
of free space, 4r x 10-7 H/m, and is the conductivity of the copper,
which is approximately 5.8 x 107 mho/m [31]. The skin depth may therefore
be evaluated as 20.9 m. The resistance per inch may then be approximated
as
2
R = (6.3)
GW6
where w is the width of the trace. The factor of two takes into account
the return current in the ground plane. For a trace width of 0.2", which
was used for the power traces, the resistance is 8.2 m/inch, which is
small enough to neglect.
The actual resistance is smaller, for two reasons. First, this
analysis assumes that the current flows inside one skin depth. The 2 oz
copper board is 68.6 m thick [32], about three skin depths, so that only
about (100/e)% of the current is contained in one skin depth. Second, it
ignores the spreading of the current in the ground plane.
The inductance of the trace above the ground plane can be computed by
the method of images. The boundary condition at the surface of the ground
plane, which for a perfect conductor would be the cancellation of the
normal H-field, can be satisfied by replacing the ground plane with another
trace. This ficticious trace lies the same distance below the ground
plane as the real trace is above, and contains a current flowing in the
opposite direction. This situation can be considered as a one turn induc-
tor closed at infinity, and its inductance per inch, assuming that the
width and length of the trace are large compared to the thickness of the
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glass epoxy, is
~o2d
L = - (6.4)
w
where d, the board thickness, is 0.0625". For the trace width of 0.2"; the
inductance is 20.0 nH/inch, which suggests that trace lengths be kept as
short as possible.
Finally, the capacitance of the trace can be computed by considering
the trace and its image in the ground plane as a parallel plate capacitor,
with the printed circuit board glass epoxy material as the dielectric. The
resulting expression is
5eoW
C (6.5)2d
This is about 1.8 pF/inch. This again suggests that lead lengths 'should be
kept as short as possible.
In chapter seven the lead inductance will be found to be the dominant
parasitic effect. This result will be confirmed by both experiment and
Parity Simulation.
6.3: Heat Sinking
Four devices, the two power FETs and their two DS0026 drivers,
required heat sinking. This design provided for adequate cooling through
natural convection. The resultant large heat sinks necessitated a much
larger printed circuit board than would have been required had cooling fans
been used. The heat sinks also had to be separated far enough from each
other to prevent electrostatic coupling.
The steady state equivalent heat dissipation circuit shown in figure
6.2 obeys an analogue to Ohm's Law,
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DFigure 6.2: Power Dissipation Circuit Analog
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T = P R (6.6)
The Rj_ c of figure 6.2 is the thermal resistance between junction and case,
Rcs the resistance between case and heat sink, and R a the resistance
between the sink and the surrounding air. Tamb is the ambient temperature,
Tj the junction temperature, and P the average power dissipated in the
device.
The maximum rms current that the FETs would handle was estimated as
3 A, and the maximum Tj desired was 1000C. The maximum on-state resistance
for the MTP8N10 is 0.5 2, resulting in a maximum on-state loss of 4.5 W.
The heat sink employed for this TO-220 package was the IERC HP-1, which has
an Rsa of 7.5 C/W. The Rj c was 1.67 C/W and the R s about 1.0 C/W,
for a maximum case temperature, with the ambient temperature at 25°C, of
about 650C and a maximum Tj of about 700C. Each FET could dissipate an
additional 3 W in switching losses before Tj would rise above 1000C.
A similar analysis for the drivers, which are packaged in TO-8 metal
cans with a Rj_s of 15.3 C/W and a maximum power dissipation of about 3 W
each resulted in the selection of the IERC UP-TO8, which has an Rs-a
of 11 .8 C/ W.
The manufacturer ties the metal tab of the FET's TO-220 case to the
drain. In order to avoid large capacitance between the case and the heat
sink, the heat sink was electrically tied to the case. In order to reduce
the resulting capacitance between the heat sink and the ground plane, the
heat sink was raised on insulating spacers. The capacitance, of the form
of equation 6.5, was calculated as less than 5 pF. If a linear resonant
capacitor were required in the power circuit, control of the distance
between the heat sink and the ground plane would be one inexpensive way to
realize it.
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Capacitance from one FET heat sink to the other would disrupt circuit
operation; the 1" separation reduces this capacitance to less than 1 pF.
The driver cans, which are normally electrically isolated, were
grounded and placed in electrical contact with their heat sinks. The heat
sinks were separated from the FET heat sinks by at least 0.5" in order to
reduce the inter-sink capacitance to at most 1 pF.
6.4 Energy Storage Elements
The three inductors were made using Ferroxcube ferrite pot cores in
order to prevent the magnetic fields from coupling to the rest of the
circuit. The tank inductor of 0.5 H was made with 3.5 turns in an
1811PA40-4C4 pot core, and has a Q of 21 5 at 10 MHz, as computed from the
data sheets in the appendix. This Q, which in the neighborhood of 10 MHz
has the form
L = (6.7)
R
corresponds to a frequency dependent equivalent series resistance of
R = - (14.6 x 10-9) f (6.8)
This high Q is achieved, as shown below, by keeping the magnetic flux
density in the core extremely low. Assuming that the current flows uni-
formly to one skin depth in the #18 magnet wire, and that the mean length
of turn is 3.7 cm, the wire resistance is about 34 m. The total power
dissipated in the inductor, therefore, is
Pd = (Irms) 2 [33.9 x 10- 3 + (14.6 x 10-9) f] (6.9)
where Pd, the dissipated power, is in watts, Irms, the rms current, is in
amperes, and f, the fundamental frequency, in Hz.
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The magnetic field in the core can be estimated from two of Maxwell's
equations,
H-aI = Jaa ;- B'a = 0 (6.10 a,b)
Assuming that the fields in the core are constant in space, one can apply
these equations to the magnetic circuit, and get
Hglg + Hm(lm - g) = Ni ; mHm = oHg (6.11 ab)
where Hg and Hm are the components of the magnetic fields in the gap and
the ferrite, lg is the gap length, 1 m the mean magnetic path length, and
pm and io are the magnetic permeabilities in the ferrite and in the gap.
Together with the constitutive relation
Bg = Lo Hg (6.12)
these equations can be solved for the magnetic flux density Bg as
Bg = oNi [lg + ( 0o/4m) (m - lg)Y 1 (6.13)
Using the values from the data sheet in the appendix, and assuming a peak
inductor current of 4 A, Bg can be estimated as
(4Tx10- 7 H/m)(3.5 turns)(4.0 A)(104 Gauss/T)
g [0.08" + 0.008(1.02" - 0.08")](0.0254 m/")
which, as seen from figure 6.3, is far from saturating the core.
The two 120 ALH dc inductors were each constructed with twenty turns of
#20 wire on 2616PL00-4C4 ungapped cores. Using a similar analysis to the
tank inductor, the magnetic field in the core material can be calculated as
~mNi
Bm = lm (6.14)
im
which for this core, assuming a dc current of 2 A, is
(4nx10-7 H/m)(20 turns)(2.0 A)(104 Gauss/T)
~Bm .~0376 1600 Gauss
which makes .0376 m
which makes good use of the core. Any resistance will be due to copper
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losses in the magnet wire and is approximately
itR.= 2- N (6.15)
w Trr2a
where i t is the mean length of turn and r the radius of the wire. For the
2616 core, i t is 5.3 cm and for #20 wire, r is 406.4 jim. The resistance of
each core is therefore 35 m, and is negligible.
Finally, the 8.8 F output capacitor is composed of four 50 V Centra-
lab Mono-Kap ceramic capacitors CY30C225Z. These capacitors were selected
for their high capacitance and miniature size, as well as their wide fre-
quency range and low dissipation.
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Chapter Seven: Experimental Circuit Analysis
7.1: Overview
The experimental circuit was constructed with the components shown in
figure 7.1. Several modifications of this original design were required.
The final circuit configuration was modeled by Parity Simulation in order
to assist analysis of power dissipation. This simulation included the
parasitic lead inductances present in the experimental circuit. The power
dissipation analysis was confirmed by temperature measurements..
7.2: Gate Drive
In order to achieve the full range of output current regulation, the
switches of the dc-to-dc converter must be gated at rates approaching the
resonant frequency of the tank circuit. The resonant frequency of the
original power circuit design of chapter four was 21 MHz. The actual gate
drive circuit was not able to switch the MOSFETs quickly enough to permit
efficient operation of the original power circuit design throughout the
required frequency range.
Figure 7.2 shows the gate drive signal at 7.0 MHz with vDS clamped at
0 V. The ringing of the waveform at switching transitions is caused by the
interaction of the MOSFET input capacitance with the lead inductance of the
printed circuit board trace connecting the output of the driver to the gate
of the FET. The length of the trace between the driver output and the FET
gate is about 4" and the trace width is 0.1". The lead inductance, by
equation 6.4, is about 160 nH. This value of inductance, together with the
FET input capacitance of 400 pF, corresponds to a period of 50 nsec, which
is close to the 45 nsec ring period observed.
Ringing at turn off, however, can retrigger the MOSFET if the ampli-
tude of the gate-to-source voltage exceeds the threshold voltage discussed
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Figure 7.1: Experimental Circuit
L1 = 0.5 pH
L2 = L3 = 120 pH
C2 = 8.8 F
R1 = 18.2 
Q1 = Q2 = Motorola MTP8N10
D1 ... D4 = Motorola MBR340P
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Figure 7.2: Gate Drive (vGS) at 7.0 MHz
(vDS = 0 V)
5 V/div, 50 nsec/div
(Bottom cursors indicate ground)
Figure 7.3: Gate Drive Turn-On (vGS)
(vDS - 0 V)
2 V/div, 2 nsec/div
(Bottom cursors indicate ground)
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in chapter three. In order to control the amplitude of this ringing, the
trace is terminated with a 3.7 resistor (not shown in figure 5.4).
As in chapter five, the rise and fall times of the gate drive waveform
are defined as the intervals between weak and strong inversion of the
MOSFET channel. For the MTP8N10 this is the time the gate-to-source volt-
age takes to switch between 2 V and 8 V. Figures 7.3 and 7.4 show that the
rise and fall times, with vDS clamped at zero, are 6.95 nsec and 7.05 nsec,
respectively.
With increasing frequency the gate drive waveform loses the rectangu-
lar shape of figure 7.2. Figure 7.5 shows the gate drive signal at
12.0 MHz, again with vDS clamped at zero. The waveform is beginning to
look sinusoidal, because the gate drive is unable to deliver the current
required to charge and discharge the MOSFET input capacitance fast enough
to maintain the sharp gate-to-source voltage transitions. As the frequency
is increased, and the sum of the switching times approaches the total
desired conduction time, the MOSFET channel is not strongly inverted during
a significant portion of the conduction time. This conduction through only
moderately inverted channels results in high power losses and lowered
efficiency.
The gate drive's limited ability to provide capacitive charging cur-
rents restricts the maximum frequency at which the circuit can operate
efficiently. The power circuit was therefore modified so that the tank
resonates at a lower frequency.
7.3: Modifying the Power Circuit
Although the modification of the resonant tank required the addition
of circuit components, the modified design is capable of delivering more
than twice the power of the original circuit.
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Figure 7.4: Gate Drive Turn-Off (vGS)
(VDS - 0 V)
2 V/div, 2 nsec/div
(Bottom cursors indicate ground)
Figure 7.5: Gate Drive (v S) at 12.0 MHz
(VDS = 0 V
5 V/div, 20 nsec/div
(Bottom cursors indicate ground)
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The resonant tank was slowed down by adding two 75 pF mica capacitors,
a total of 150 pF, in parallel with each FET. The total resonant capaci-
tance was then approximately 261 pF, the sum of the 150 pF mica capacitance
and the 111 pF effective output capacitance of each FET. This capacitance,
together with the 0.5 H tank inductor, corresponds to a resonant frequency
of 13.9 MHz.
The Q of the resonant tank, as computed from equation 4.5, decreased
with the increased capacitance. According to equations 4.2 and 4.5, as the
Q of the circuit is reduced, the peak switch voltage and current decrease,
easing the requirements for the MOSFET. If the Q is too low, however, the
capacitor voltage never rings to zero and the circuit does not function
properly. The 18.2 load resistance of the original circuit was empiric-
ally found to be the maximum that allowed the circuit to function properly.
The optimal load resistance for the modified circuit was found empirically
to be 16.4 . The modified circuit is shown in figure 7.6.
Slowing down the tank has the advantage of increasing the maximum
power that can be delivered by the circuit. In both the original and the
modified circuits the maximum power is limited by the peak voltage across
each switch, since the voltage reaches its design limit, 90 V peak, before
the switch current reaches its design limit, 3 A rms. Since the peak
switch voltage and rms current are related by equation 4.4, increasing the
capacitance while holding the peak switch voltage constant will increase
the rms switch current and, therefore, the maximum load power. This asser-
tion was verified experimentally by comparing the operation of the original
and the modified circuit. The maximum power that the original design could
deliver was 26.9 W at 10.0 MHz. The modified circuit can deliver 56.7 W at
6.5 MHz.
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Figure 7.6: Modified Experimental Circuit
L1 = 0.5 EuH
L2 = L3 = 120 H
C1 = C2 = 150 pF
C3 = 8.8 F
R1 = 16.4 
Q1 = Q2 = Motorola MTP8N10
D1 ... D4 = Motorola MBR340P
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The original design avoided the need for explicit capacitors by using
the output capacitances of the power MOSFETs as the resonant tank
capacitors. The limited current sourcing ability of the gate drive
required the addition of external capacitors. Although additional circuit
components had to be added, the power rating of the resulting circuit is
double that of the original design.
7.4: Refining the Parity Simulation
The use of a printed circuit board precluded measurements of all
currents except the input and output currents. Currents were estimated
from the Parity Simulation, which was refined by matching experimentally
measured voltages to those observed on the Simulator. The simulated cur-
rents were assumed to be an accurate reflection of the currents in the
actual circuit, and were then used to estimate the distribution of power
dissipation in the experimental converter.
The introduction of external capacitors in the resonant tank intro-
duced substantial ringing into the MOSFET voltage and current waveforms.
This ringing is caused by the interaction of the mica capacitors and the
FET output capacitances with the inductance associated with the physical
separation of the mica capacitors and the FET package leads. Figure 7.7
shows a sample drain-to-source voltage waveform from the original experi-
mental circuit, while figure 7.8 shows a sample drain-to-source voltage
waveform from the modified experimental circuit. The trace connecting the
capacitors with the MOSFETs is 2.15" long and the theoretical analysis
would therefore predict a value of 43 nH.
The refined Parity Simulator model is shown in figure 7.9. Inductors
L1 and L3 model this lead inductance. The value of lead inductance which
resulted in the best match of the simulated vDS with the waveform of figure
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Figure 7.7: vDS, Original Circuit
(fd = 10.0 MHz, vin = 15 V)
20 V/div, 20 nsec/div
(Bottom cursors indicate ground)
Figure 7.8: vDS, Modified Circuit
(fd = 8.0 MHz, vin = 15 V)
20 V/div, 50 nsec/div
(Bottom cursors indicate ground)
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Figure 7.9: Refined Parity Simulation Model
L1 = L3
L2 = L5
L4 =
C1 = C3
C2 = C4
C5 =
= 30 nH
= 120 IiH
0.5 H
= 111 pF
= 150 pF
8.8 ,uF
C6 ... C9 = 200 pF
R1 = R2 = 0.35 Q
R3 = 16.4 
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7.8 was 30.0 nH. The 13 nH difference between theoretical prediction and
Parity Simulation can be accounted for by the inaccuracies of the theoret-
ical analysis as well as the Parity Simulation. The theoretical analysis
assumed an infinite ground plane, whereas the actual ground plane is not
only finite, but interrupted by component leads. Moreover, the lumped
parameter analysis is itself only an approximation. The Parity Simulation,
for its part, does not model the nonlinear FET output capacitance.
Capacitors C6 through C9 model the depletion capacitance of the
Schottky diodes. Their value of 200 pF was also found by matching the
simulated to the experimental waveforms.
The experimental voltage waveform is expanded in figure 7.10 and is
quite similar to the simulated waveform of figure 7.11. This close corres-
pondence between simulation and experiment in the voltage waveforms is the
basis for confidence in the simulated current waveforms.
7.5: Regulation and Efficiency of the Converter
In this section experimental data is presented to demonstrate the
linear regulation and the efficiency of the converter. This data is found
to be consistent with expectations.
The gate drive and the power circuit represent two different, though
interrelated, problems. Therefore, unless otherwise noted, the efficiency
calculations in this chapter do not include the power loss of the gate
drive.
The input and output currents were measured with a Tektronix A6302
Hall effect current probe with an AM503 modular amplifier. Input voltage
was measured with a Fluke 8020A digital multimeter. The input power was
calculated from these measurements as
Pin = Iin Vin (7.1)
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Figure 7.10: Experimental vDS
(fd = 8.0 MHz, vin = 15 V)
20 V/div, 10 nsec/div
Time (nanoseconde)
Maximum 73. 2 volts
Minimum -884 millivolts
Averge 29. 9 volts
RMS 39.8 voltse
Figure 7.11: Simulated vDS
(fd = 8.0 MHz, in = 15 V)
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The output power was calculated as
Pout = Iout load
since the current ripple was negligible. The load resistance was measured
with the Fluke meter. The efficiency was then simply defined as
efficiency = 100 (Pout / Pin) {7.3}
The output voltage was not measured directly for two reasons. First,
stray magnetic fields caused the Fluke meter to display erroneously high
readings. Second, the large common mode voltage across the load resistor
prevented use of an oscilloscope. The floating oscilloscope could not
track the common mode signal, resulting in large ground currents that
distorted the displayed waveform.
Figures 7.12 and 7.13 show input current and output voltage plotted as
functions of gating frequency, for a constant input voltage of 15 V. Note
the linear regulation curve of the output voltage, which is proportional to
the output current. Representative input and output current waveforms are
pictured in figures 7.14 and 7.15.
The efficiency, plotted as a function of frequency in figure 7.16,
ranges from a peak of 85.9% at 7.0 MHz to lows of 81.2% at 12.0 MHz and
81.8% at 6.0 MHz. As discussed in section 7.2, the limited current
sourcing ability of the gate drive degrades the efficiency at the high end
of the frequency range. In addition, if the frequency is too high, the
drain-to-source voltage does not ring to zero before the switch is gated,
resulting in higher losses.
At the low frequency extreme the drain-to-source voltage begins to
ring positive again before the switch is gated. Again, the non-zero drain-
to-source voltage at the time of switching causes additional switching
losses.
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08.0 09. 0 10. 0
Oriving Frequenoy (MHz)
Figure 7.12: Input Current vs Frequency (Vin = 15 V)
07.0 08. 0 09.0 10.0 11.0
Oriving Frequency (MHz)
Figure 7.13: Output Voltage vs Frequency (Vin = 15 V)
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Figure 7.14: Iin
(fd = 7.0 MHz, vin = 151 A/div, 50 nsec/div
V)
(Bottom cursors indicate zero current)
Figure 7.15: Iout
(fd = 7.0 MHz, vin = 15 V)0.5 A/div, 200 nsec/div
(Bottom cursors indicate zero current)
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As predicted, this converter demonstrates the linear regulation curve
of the current mode sine wave inverter. The variation in efficiency is
consistent with expectations.
7.6: Power Dissipation in the Gate Drive
The power dissipation in the gate drive can be divided into two compo-
nents. The -15 V supply provides power to the ECL controller. The con-
troller dissipates about 4.6 W. The power sourced by the +15 V supply,
which provides power to the DS0026 drivers, is plotted as a function of
frequency in figure 7.17. The minimum power dissipated is 3.05 W at
6.0 MHz, and the maximum is 4.74 W at 12.0 MHz. At 10 MHz the +15 V supply
provides 4.16 W, or about 2 W per transistor. This is only twice the
minimum power that must be supplied in order to achieve the 0 to 15 V gate-
to-source voltage swing, as calculated in chapter five. It is, however,
more than an order of magnitude greater than the minimum power needed to
switch the device between the threshold voltage and strong inversion, which
was calculated as 0.14 W per transistor. Clearly, there is room for
improvement.
7.7: Power Dissipation in the Power Circuit
Power loss is analysed below near each extreme of the gating frequency
range; one analysis was performed at 6.5 MHz, the other at 12.0 MHz. At
each operating point, the input voltage was adjusted so that 35.4 W would
be delivered to the 16.4 2 load resistor. Four loss mechanisms were iden-
tified: bridge diode losses, tank inductor core and winding losses, MOSFET
conduction losses, and MOSFET switching losses. Losses in the low dissipa-
tion mica capacitors were not considered since their temperature rise was
negligible.
Current measurements were made with the Tektronix 2465 oscilloscope
84
and the Tektronix AM503 current probe assembly. Voltage and resistance
measurements were performed with the Fluke 8020A meter. Temperature mea-
surements were also made with the Fluke meter in conjunction with its 80T-
150 temperature probe. Tables 7.1 and 7.2 list the instrument accuracies
specified by the manufacturers and derive error estimates for the input and
output power measurements.
Tank inductor, diode, and MOSFET currents could not be measured
directly. and were therefore estimated from Parity Simulation. MOSFET on-
state resistance values and diode forward voltage drops were estimated
from the manufacturer's data sheets. Tank inductor core and winding losses
were computed according to equation 6.9.
Tables 7.3 and 7.4 list the input and output powers measured at the
two operating points. Approximately 6.1 W were lost during 6.5 MHz
operation, about 15% of the total input power. The loss increased to 20%
at 12.0 MHz.
Figures 7.18 through 7.23 show the experimental vDS and vGS waveforms
at each frequency. In figures 7.20 and 7.23 vDS and vGS are superimposed
in order to clarify their relative positions. A non-inductive probe tip
was used for figures 7.18, 7.19, 7.21, and 7.22, while a standard probe tip
was used to observe GS in figures 7.20 and 7.23. This accounts for the
slight differences in the waveforms.
Certain features of the experimental waveforms require elaboration.
The gate drive displays a great deal of ringing at turn-off, but not at
turn-on. This is caused by the building up of a large vDS following turn-
off, which reduces the input capacitance of the MOSFET and therefore re-
duces the damping ratio, as well as shifting the ringing frequency. In
figure 7.2 there is little ringing at either turn-on or turn-off, since vDS
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Table 7.1: Accuracy of Measuring Equipment
Parameter Device
Current Tektronix 2465 Oscilloscope
Oscilloscope Cursor Accuracy
Tektronix AM503 Current Probe
Total
Voltage
Resistance Fluke 8020A Digital Multimeter
Table 7.2:
Parameter
Pin = IinVin
Pout = Iout
Experimental Error Estimates
Error Algorithm
1001 - (1±0.0625)
100[1 - (1±0.0625)2
(1±0.001)]
(1±0.001)]
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Accuracy
±2.0%
+1.25%
±3.0%
±6.25%
±0.1%
Error
±6.36%
±13.0%
Table 7.3: Power Dissipation Error Analysis at 6.5 MHz
Parameter Algorithm
Pin (Vdc,in) (Idc,in)
(12.94 V) (3.21 A)
Error, Pin + (0.0636) (41.5 W)
Pout (Idc,out) 2 (Rload)
(1.47 A)2 (16.4 Q)
Error, Pout +(0.13) (35.4 W)
Pin Pout
(41.5 - 35.4) W
Error, AP - (4.60 - 2.64) W
Table 7.4: Power
Parameter
Pin
Error, Pin
Pout
Error, Pout
AP
Error, AP
Dissipation Error Analysis at 12.0 MHz
Algorithm
(Vdc,in) (Idc,in)
(24.68 V) (1.79 A)
±(0.0636) (44'.2 W)
(Idc,out)2 (Rload)
(1.47 A)2 (16.4 )
±(0.13) (35.4 W)
Pin- Pout
(44.2 - 35.4) W
±(4.60 - 2.81) W
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Result
41.5 W
±2.64 W
35.4 W
±4.60 W
6.1 W
+1.94 W
Result
44.2 W
±2.81 W
35.4 W
±4.60 W
8.8 W
+1.79 W
Figure 7.18: vGS at 6.5 MHz
(fd = 6.5 MHz, vin = 12.9 V)
5 V/div, 20 nsec/div
(Bottom cursors indicate ground)
Figure 7.19: vDS at 6.5 MHz
(fd = 6.5 MHz, Vin = 12.9 V)
20 V/div, 20 nsec/div
(Bottom cursors indicate ground)
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Figure 7.20: vGS and vDS at 6.5 MHz
(vin = 12.9 V)
5 V/div (vGS), 20 V/div (vDS), 20 nsec/div
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Figure 7.21: vGS at 12.0 MHz
(fd = 12.0 MHz, vin = 25 V)
5 V/div, 20 nsec/div
(Bottom cursors indicate ground)
Figure 7.22: vDS at 12.0 MHz
(fd - 12.0 MHz, vin = 25 V)
20 V/div, 20 nsec/div
(Bottom cursors indicate ground)
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Figure 7.23: vGS and vD at 12.0 MHz
(v n = 25.0 V 2
5 V/div (GS), 2 V/div (vDS), 20 nsec/div
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is clamped at zero and the input capacitance is large, resulting in a large
damping ratio and a slower ring.
As predicted in chapter five, the Miller effect is manifest only at
turn-off. In figures 7.20 and 7.23 the plateau in vGS that occurs as the
device tries to turn off is coincident with the sinusoidal rise of vDS.
Tables 7.5 and 7.6 show the distribution of the power dissipation.
The simulated circuit waveforms used in this analysis are shown in figures
7.24 through 7.31. The power loss unaccounted for by diode, inductor, or
MOSFET conduction losses is assumed to be dissipated during switching.
This analysis suggests that each FET dissipates about 2.5 W at 6.5 MHz and
3.3 W at 12.0 MHz.
This analysis was confirmed by measuring the temperature rise of the
MOSFET cases and relating this measurement to the power dissipated by means
of the thermal resistance of the heat sink. These results are presented in
tables 7.7 and 7.8. Electromagnetic interference prevented the temperature
probe from functioning properly during circuit operation, so the following
procedure was used. While the power circuit was operating, the thermistor
probe tip was brought into contact with the FET case. After the probe
reached thermal equilibrium with the FET case, the power was interrupted
and the measurement was immediately made.
The case-to-air thermal resistance of the MOSFET on its heat sink was
experimentally determined by mounting another MTP8N10 MOSFET on another HP-
1 heat sink in a fashion similar to that of the converter. A constant gate
potential was applied so that the FET conducted a dc drain current through
a load resistor. By measuring vDS and the drain current, the power dissi-
pated in the device was calculated. The current was determined with the
Fluke meter by measuring both the voltage across the load resistor, and the
92
Table 7.5: Power Dissipation Composition Analysis at 6.5 MHz
Parameter Algorithm Result
Pd, Bridge Diodes (# of Diodes) <Idiode> (Vforward)
(4) (0.63 A) (0.3 V) 0.76 
Pd, Tank Inductor eq. 6.9 evaluated at Irms = 1.57 A 0.32 
Pd, FET Conduction (# of FETs) (Irms,FET)2 (Ron)
(2) (2.03 A)2 (0.35) 2.88 
PA, FET Switching (6.1 - 0.76 - 0.32 - 2.88) W 2.14 
J
I
%A -
Total Power
Dissipated in
Each FET [(2.88 + 2.14) / 2 (1.94 / 2)] W 2.51 0.97 W
Table 7.6: Power Dissipation Composition Analysis at 12.0
Parameter Algorithm
Pd, Bridge Diodes (# of Diodes) <Idiode> (Vforward)
(4) (0.63 A) (0.3 V)
Pd, Tank Inductor eq. 6.9 evaluated at Irms = 1.65 A
Pd, FET Conduction (# of FETs) (Irms,FET)2 (Ron)
(2) (1.48 A)2 (0.35)
P,, FET Switching (8.8 - 0.76 - 0.57 - 1.53) W
Total Power
Dissipated in
Each FET [(1.53 + 5.94) / 2 (1.79 / 2)] W
MHz
Result
0.76 W
0.57 W
1.53 W
5.94 W
3.74 0.90 W
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Simulated vDS at 6.5 MHz (vin = 12.9 V)
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Figure 7.25: Simulated Drain Current at 6.5 MHz (in = 12.9 V)
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Figure 7.27: Simulated Diode Current at 6.5 MHz (vin = 12.9 V)
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Figure 7.28: Simulated vDS at 12.0 MHz (in = 25 V)
Time Canonoeeonds)
Maximum 2. 8 amps
Minimum -4.89 milliamp.
AveroSg 853 milliampe
RMS 1.48 amps
Figure 7.29: Simulated Drain Current at 12.0 MHz (vin = 25 V)
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Figure 7.31: Simulated Diode Current at 12.0 MHz (vin = 25 V)
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Table 7.?7: Experimental Determination of FET Power Dissipation
at 6.5 MHz
Parameter
Power Dissipation
per FET
Algorithm
[(Tf = 43.1°) - (Ti = 23.30)]
(Rc a = 8.2 °C/W)
Table 7.8: Experimental Determination of FET Power Dissipation
at 12.0 MHz
Parameter
Power Dissipation
per FET
Algorithm
[(Tf = 50.3 °) - (Ti = 23.10)]
(Rca = 8.2 C/W)
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Result
2.42 W
Result
3.32 W
value of resistance. Hence each individual measurement was within the 0.1%
accuracy of the Fluke meter. The temperature rise of the case from ambient
corresponded to an Rc-a of 8.2 C/W. This value is within 4% of the value
of 8.5 C/W predicted in chapter six.
The power circuit dissipation analysis did not consider the effect of
power supplied by the gate drive. With the power circuit off, vDS equal to
zero, and the gate drive set to 6.5 MHz, the temperature of each FET case
rose by 1.20C, which corresponds to 0.15 W dissipated per FET. At 12.0 MHz
the temperature rise corresponded to 0.31 W dissipated per FET. When the
power circuit was fired up, the gate drive power consumption did not in-
crease by any measurable amount. The assumption was therefore made that
the power dissipation in the FET due to the gate drive remains constant as
the current switched by the FET increases.
The total expected power dissipation in each FET at 6.5 MHz would
therefore be the sum of the 2.51 W computed in table 7.5 and the 0.15 W due
to the gate drive. This expected dissipation of 2.66 W per transistor
agrees well with the measured power dissipation of 2.42 W listed in table
7.7. The 0.24 W difference between the expected and measured values is
within the uncertainty of 0.97 W.
Similarly, the expected power dissipation in each FET at 12.0 MHz,
including the power supplied by the gate drive, was 4.05 W. This also
agrees well with the measured power dissipation of 3.32 W listed in table
7.8. The 0.73 W difference is within the uncertainty of 0.90 W.
7.8: Summary
The experimental observations verify the conclusions of the theo-
retical analysis. The circuit is less efficient at the high extreme of the
gating frequency range, and the additional power is dissipated primarily
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during switching transitions in the MOSFETs. This loss is due to the long
gate-to-source voltage switching times relative to the period.
These results confirm the predictions of chapters three and five. As
expected, the efficiency of the circuit is dominated by the switching
device. Low input capacitance is necessary for low switching losses, and
low on-state resistance is necessary for low conduction losses.
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Chapter Eight: Conclusion
This thesis has demonstrated that 50 W dc-to-dc converters may indeed
be composed of rectified radio frequency resonant inverters employing power
MOSFETs and Schottky diodes. The parasitic output capacitances associated
with the MOSFETs have been successfully incorporated into the resonant
tank, and Parity Simulation has been demonstrated to be a useful tool not
only for design, but also for analysis. The course of the research high-
lighted several issues that need to be addressed in order to further
develop radio frequency switching converters.
First, circuit switching speed and efficiency were shown to be
inversely related to switch input capacitance. Commercially available
MOSFETs are not designed with low capacitance as a primary goal, and are
therefore not optimized for radio frequency operation. Such approaches as
interdigitated topologies, improved gate alignment, and use of gallium
arsenide could reduce input capacitance. In addition, replacing the poly-
silicon gate with metal would reduce the gate series resistance, thereby
reducing the voltage transition times and tne gate power dissipation.
Work is required on a better gate drive circuit, since the switching
speed and efficiency of the circuit are restricted by the ability of the
gate drive to deliver and remove the capacitive charging current. And a
lossless gate drive could improve circuit efficiency by recovering the
energy stored in the input capacitance.
Different circuit topologies could be explored with the aid of Parity
Simulation. The value of the Parity Simulation would be greatly enhanced
with the development of models of nonlinear capacitors. Parity Simulation
would then permit more accurate investigation of currents and voltages that
can not be observed directly in the experimental circuit.
1 01
Finally, the physical size of the circuit could be greatly reduced by
improved heat sinking of the MOSFET die. The size could be further reduced
by integrating a lossless drive circuit on the same chip as the switch.
This would also eliminate the parasitic lead inductance between drive and
gate that causes potentially destructive gate voltage ringing.
Radio frequency resonant dc-to-dc converters may well provide high
efficiency, low cost power conditioning. As device technology improves and
switching speeds increase, these converters could become available as
integrated circuits.
1 02
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